In VHDL language, the general IF is only used to judge whether it is true or not.

CASE statements are generally used to judge priorities. When 74 138 is compiled with VHDL, it is a case.

In fact, the nesting of IF is a CASE statement.

I don't know if you understand. (Limited language expression)