Current location - Plastic Surgery and Aesthetics Network - Plastic surgery and beauty - How to divide the frequency of 50M crystal oscillator into 1HZ signal on fpga?
How to divide the frequency of 50M crystal oscillator into 1HZ signal on fpga?
In front of you, you wrote it yourself, and I wrote key place reg [25: 0] CNT; //cnt is the counting register always @ (pose clk or neg edge rst _ n)// where clk is the 50M clock input if (! rst _ n)CNT & lt; = 26 ' d0else if(CNT = = 26 ' d 50000000)CNT & lt; = 26 ' d0else cnt & lt= CNT+ 1 ' b 1; I'm not familiar with verilog either. I think it should be written like this. If there are any mistakes, please advise. Thank you.