Current location - Plastic Surgery and Aesthetics Network - Plastic surgery and beauty - How to realize square wave frequency doubling of arbitrary frequency with FPGA
How to realize square wave frequency doubling of arbitrary frequency with FPGA
By using PLL in FPGA, the output clock is n/m times of the input clock, where n and m can be integers between 1~256. Of course, no relationship can be realized, one is the performance limitation of FPGA itself, and the other is that the realization of PLL also has a minimum frequency interval, and the frequency difference less than this cardinal number cannot be realized.