Define a range integer in Quartus II.
I don't remember the specific syntax of defining an integer data variable with VHDL. You just need to define the signal bit width as 8bit. For example, in verilog, reg7: 0a can be defined as follows. The value range of variable a is 0~255, less than 256. . . I don't know if it is the answer you want. . .