Verilog can't divide/divide like this, so only the integer part is divided. You can download a divide.v

If the precision is not high, the dividend can be multiplied by a larger number, such as 1024, and then divided by. After division, shift the quotient appropriately (2 10, shift 10 bits).